

INTEGRATED POWER SUPPLY CIRCUIT FOR SIMPLIFIED BOARD DESIGN

Inventor(s): William R. Eisenstadt

UNIVERSITY OF FLORIDA

(UF Disclosure No. 10797)

AKERMAN SENTERFITT DOCKET No.: 5853-268

EXPRESS MAIL #

EV 346753155 US

INTEGRATED POWER SUPPLY CIRCUIT FOR SIMPLIFIED BOARD DESIGN

CROSS-REFERENCE TO RELATED APPLICATIONS

The present application claims the priority of provisional U.S. patent application number 60/415,618 entitled *Integrated Voltage Boost Circuit for Simplified Board*

5 *Design*, filed October 2, 2002.

STATEMENT REGARDING FEDERALLY SPONSORED

RESEARCH OR DEVELOPMENT

(Not applicable)

10

BACKGROUND OF THE INVENTION

Field of the Invention

The invention relates to integrated circuits and, more particularly, to integrated power supply circuits.

15 Description of the Related Art

Most modern circuit board designs contain multiple integrated circuits (IC's) from a wide variety of vendors. Oftentimes these IC's have differing supply voltage requirements. For example, a digital electronics board may incorporate an IC requiring a supply voltage of 5.0 volts, another IC requiring 3.3 volts, another IC requiring 2.0
20 volts and so on. The output voltages of such IC's also can differ depending on circuit requirements. For example, peripheral devices to which the IC's are often coupled can require multiple interface voltages. Such devices can include, for example, liquid crystal displays (LCD's), keyboards, modems and disk drives. Further, many external

connectors to which IC's may be interfaced require specific minimum voltage levels to maintain sufficient signal-to-noise ratios. The minimum voltage levels can vary, however, depending on the type of connector which is used.

5 In view of the variety of supply and output voltages often required on a circuit board, it is frequently required that a circuit be provided with multiple supply voltages. Oftentimes, each voltage supply is provided with an independent voltage regulator, passive filter elements and/or extra IC's for converting a first supply voltage to a plurality of different supply voltages. Although this solution is effective, providing multiple supply
10 areas of board space.

SUMMARY OF THE INVENTION

The present invention relates to an integrated power supply circuit (integrated circuit). The integrated circuit includes at least one DC to DC converter. The DC to DC converter can include a switched capacitor. The DC to DC converter can receive a supply voltage and produce at least one intermediate voltage. The integrated circuit also can include processing circuitry for receiving at least one time-varying input signal and modifying a parameter of the time-varying input signal. The processing circuitry also can receive an intermediate voltage produced by the DC to DC converter.

At least one of the intermediate voltages can have a voltage level that is greater than a voltage level of the supply voltage. Further, the integrated circuit can have a plurality of outputs, for example for providing voltages having different voltage levels. For instance, an output voltage level a first output can be greater than an output voltage level of a second output. The output voltages can be DC or time-varying.

A voltage level and/or a frequency of the time-varying signal can be increased or decreased. Thus, the integrated circuit provides a plurality of DC output voltages and the time-varying signal having increased voltage and/or frequency. In one arrangement, the processing circuitry can include digital circuitry, analog circuitry or a combination of analog and digital circuitry.

The time-varying input signal can be a digital signal or an analog signal, for example a radio frequency signal or a microwave signal. The processing circuitry can include an input buffer and an output buffer. The processing circuitry also can include a frequency multiplier. In another arrangement, the integrated circuit can include at least one passive element for providing programmability to the intermediate voltage level.

Further, the parameter of the time-varying signal that is modified by the processing circuitry can be programmable.

The present invention also concerns a circuit board. The circuit board can include a plurality of integrated circuits disposed on the board. The integrated circuits
5 can require a plurality of voltage levels and signals for operation. The circuit board also can include an integrated circuit that has at least one DC to DC converter for receiving a supply voltage and producing at least one intermediate voltage. The level of the intermediate voltage can be greater than the supply voltage. Further, the integrated circuit can include processing circuitry for receiving at least one time-varying input
10 signal and modifying a parameter of the time-varying signal. The processing circuitry also can receive the intermediate voltage. The integrated circuit can provide all of the voltage levels and signals required for operation of the plurality of integrated circuits.

BRIEF DESCRIPTION OF THE DRAWINGS

A fuller understanding of the present invention and the features and benefits thereof will be accomplished upon review of the following detailed description together with the accompanying drawings, in which:

FIG. 1 illustrates an integrated circuit in accordance with the inventive

5 arrangements.

FIG. 2 illustrates an alternative integrated circuit in accordance with the inventive arrangements.

FIG. 3 illustrates a circuit board in accordance with the inventive arrangements.

FIG. 4 illustrates one example of a DC to DC converter in accordance with the

10 inventive arrangements.

FIG. 5 illustrates one example of a processing circuit in accordance with the inventive arrangements.

FIG. 6 illustrates another example of a processing circuit in accordance with the inventive arrangements.

15 FIG. 7 illustrates yet another example of a processing circuit in accordance with the inventive arrangements.

FIG. 8 illustrates an example of a processing circuit in which the outputs of the processing circuit are programmable in accordance with the inventive arrangements.

DETAILED DESCRIPTION OF THE INVENTION

Referring to FIG. 1, an exemplary integrated power supply circuit (integrated circuit) 100 in accordance with the inventive arrangements is shown. For purposes of the invention, the term "integrated" refers to the respective components being formed on or in a common integrated circuit ("IC chip") or a common substrate material, such as silicon. The integrated circuit 100 can generate one or more suitable supply voltages and can process one or more time-varying signals. The term "process" or "processing" includes modifying the frequency and/or signal amplitude.

As an example, the integrated circuit 100 can include a DC to DC converter 102 and a processing circuit 104. As shown, the DC to DC converter 102 can receive one or more supply voltage levels V_{sup} as a relatively low voltage and can produce at least one intermediate voltage level V_{int} from the supply voltage level V_{sup} received. In one arrangement, at least one of the produced intermediate voltage levels V_{int} can be greater than the supply voltage level V_{sup} from which it is generated. The invention is not limited in this regard, as the intermediate voltage level V_{int} can be a voltage that is lower than, equal to or with a reversed polarity as compared to the supply voltage level V_{sup} .

The processing circuit 104 can receive one or more time-varying input voltage V_{in} signals and can process and output these signals. For example, the processing circuit 104 can vary one or more particular characteristics or parameters of the time-varying input voltage V_{in} signals to produce an output voltage V_{out} signal. In particular, the processing circuit can produce an output voltage V_{out} signal having a different frequency or amplitude than the input voltage V_{in} . For instance, the frequency of the output

voltage V_{out} signal can be lower or higher than the frequency of the input voltage V_{in} signal. Similarly, the voltage level of the output voltage V_{out} signal can be lower or higher than the voltage level of the input voltage V_{in} signal. It is understood, however, that the invention is not limited to processing these particular parameters.

5 In another arrangement, referring to FIG. 2, the DC to DC converter 102 can provide a plurality of intermediate voltage levels V_{int} . This plurality of intermediate voltage levels V_{int} can be used to provide supply voltages to other suitable circuits or components within the processing circuit 104, or external to the processing circuit 104. As such, the integrated circuit 100 can provide a plurality of DC output voltages and an
10 output voltage V_{out} signal, which is time-varying, having an amplitude and/or frequency different than the input voltage V_{in} signal. Referring to FIG's. 1 and 2, the integrated circuit 100 can also include an input buffer 106 and an output buffer 108, if so desired.

 Referring to FIG. 3, a circuit board 300 in accordance with the inventive arrangements is shown. The circuit board 300 can include the integrated circuit 100 (as
15 described in relation to FIG. 1) and one or more other integrated circuits 310, 320, 330. The integrated circuits 310, 320, 330 can require one or more supply voltages and signals for operation, each of which can be provided by the integrated circuit 100.

 For example, the integrated circuits 310, 320, 330 may need a DC supply voltage and a processed time-varying voltage signal. The integrated circuit 100 can supply the
20 DC supply voltages through intermediate voltage levels V_{int} and the processed time-varying voltage signals through the output voltage V_{out} signals. It is understood, however, that the invention is not limited to this example, as the integrated circuit 100

can provide other suitable voltages and/or signals to the integrated circuits 310, 320, 330.

An exemplary DC to DC converter 102 which can be fabricated using standard integrated circuit processing is illustrated in FIG. 4. In this embodiment, the DC to DC converter 102 can be switched capacitor-based, which is an inductorless DC to DC converter. As is known in the art, a switched capacitor DC to DC converter can comprise a plurality of switches and energy transfer capacitors in the power stage. The invention, however, is not limited in this regard, as any other suitable DC to DC converter may be used in the integrated circuit 100 (see FIG. 1), including those containing inductors.

The DC to DC converter 102 can include NMOS transistors M_1 , M_2 , M_5 , M_6 and PMOS transistors M_3 , M_4 , M_7 , M_8 . Further, the gates of transistors M_5 , M_7 can be cross-coupled to node B_2 , and the gates of transistors M_6 , M_8 can be cross-coupled to node B_1 . Gate drive inputs P_1 and P_2 can be opposite phase clock signals with a high value approximately equal to the supply voltage V_{sup} and a low value roughly equal to zero. The DC to DC converter 102 also can include capacitors C_1 , C_2 , C_{out} , with C_{out} being an output filter capacitor. In one arrangement, capacitors C_1 , C_2 can be constructed as parallel-plate capacitors using two polysilicon layers separated by a layer comprising silicon dioxide in a double-poly CMOS process. Those of ordinary skill in the art, however, will appreciate that other suitable types of capacitors can be used with the DC to DC converter 102.

In operation, at one instance, gate drive input P_1 , for example, can be high (or \approx supply voltage V_{sup}), and gate drive input P_2 can be low (or \approx zero volts). In this state,

transistor M_3 will be off and transistor M_1 will be on, which causes the voltage at node A_1 to be slightly above zero. Additionally, with gate drive input P_2 low, transistor M_4 turns on and transistor M_2 turns off, which can increase the voltage at node A_2 to nearly the supply voltage V_{sup} . As a result, assuming a previous half-cycle where capacitor C_2 was
5 charged up to the supply voltage V_{sup} , the voltage at node B_2 can be raised to about twice the value of the supply voltage V_{sup} (i.e., $2V_{sup}$).

Because the voltage at node B_2 is at twice the supply voltage V_{sup} , transistor M_5 (whose gate is coupled to node B_2) turns on, thereby bringing the voltage at node B_1 to a value roughly equal to the supply voltage V_{sup} . Thus, the capacitor C_1 can be charged
10 to a value equal to or around the supply voltage V_{sup} through transistors M_5 and M_1 . Transistor M_1 is turned on because the gate of transistor M_1 is coupled to gate drive input P_1 , which is at V_{sup} . The resultant voltages on the nodes B_1 ($\approx V_{sup}$) and B_2 ($\approx 2V_{sup}$) cause transistor M_8 to turn on, which causes the intermediate voltage level V_{int} to increase to approximately twice the supply voltage $2V_{sup}$ through transistors M_4 and M_8 .
15 In the meantime, because its gate voltage is coupled to node B_2 ($\approx 2V_{sup}$) and the voltage at node B_1 is around the supply voltage V_{sup} , transistor M_7 will turn off.

In the opposite phase, gate drive input P_2 can be high (\approx the supply voltage V_{sup}), and gate drive input P_1 can be low (\approx zero volts). Transistor M_3 turns on, and transistor M_1 turns off, which can bring node A_1 up to the supply voltage V_{sup} . As a result, the
20 voltage at node B_1 can reach roughly twice the supply voltage V_{sup} (a charge equal to the supply voltage V_{sup} was already present from the previous charge cycle). In the meantime, transistor M_6 will turn on because its gate is coupled to node B_1 , which can bring the voltage at node B_2 to approximately V_{sup} . As the gate for transistor M_7 is

coupled to node B_2 (which is $\approx V_{sup}$) and the voltage at node B_1 is roughly twice the supply voltage V_{sup} , transistor M_7 will turn on, and the intermediate voltage level V_{int} can be twice the supply voltage V_{sup} .

Additionally, transistor M_8 will turn off because its gate is coupled to node B_1 , and as noted earlier, the voltage at node B_2 is around V_{sup} . Capacitor C_2 can be charged to a value equal to or around the supply voltage through transistors M_2 and M_6 . Transistor M_2 is turned on in this phase because the gate of transistor M_2 is connected to the gate drive input P_2 , which is at roughly the supply voltage V_{sup} .

The above discussion illustrates merely one example of a DC to DC converter 102 that can produce an intermediate voltage level V_{int} that is approximately equal to twice the supply voltage V_{sup} . It is understood, however, that the invention is not limited in this regard, as any other suitable DC to DC converter can be used to produce the intermediate voltage levels V_{int} , including an inductor-based circuit. For example, a voltage tripler (a DC to DC converter that can produce an output that is about three times a supply voltage) can be used with the invention. Converter stages can also be cascaded to realize higher gains. In addition, DC to DC converters that produce multiple outputs of various voltages can also be implemented into the integrated circuit 100 (see FIG. 1). Of course, the invention is not limited to a DC to DC converter that increases voltage, as converters that decrease voltage can be used. Moreover, converters that merely invert the polarity of a supply voltage also can be used.

Referring once again to FIG. 4, in one arrangement, the DC to DC converter 102 can be programmable. As an example, additional PMOS transistors may be added after the supply voltage V_{sup} such that a PMOS transistor can be in series with transistor

M₃, one in series with transistor M₄, one in series with transistor M₅ and another one in series with transistor M₆. A programmable bias voltage may be applied to the gates of the additional PMOS transistors so that the values of the voltages applied to the drains of transistors M₃, M₄, M₅ and M₆ can be reduced by a controlled amount. The output V_{int} then can be lowered by a programmed amount. Additionally, and as known in the art, other peripheral passive elements, such as resistors, capacitors or inductors that are external to the integrated circuit 100, can provide programmability of the intermediate voltage levels V_{int}.

The processing circuit 104 of the integrated circuit 100 of FIG. 1 can be any circuit suitable for processing one or more time-varying input signals and outputting one or more modified signals. Referring to FIG. 5, an example of such a suitable circuit is shown. In this example, the processing circuit 104 of FIG. 1 can be a bipolar voltage translation circuit (translation circuit) 500 for processing digital signals. The time-varying input signal can be a low voltage logic input V_{in} signal, and the translation circuit 500 can output this signal as a high voltage logic output V_{out} signal. The translation circuit 500 can also require a relatively large supply voltage V_{sup}, which can be provided by the intermediate voltage levels V_{int} generated by the DC to DC converter 102 of FIG. 4.

The translation circuit 500 can include an NPN transistor Q₁ and a PNP transistor Q₂. Resistor R₁, located in series with the base of transistor Q₁, can protect transistor Q₁ by the limiting the base current flowing into the base of transistor Q₁. Resistor R₂ can permit current flow through the collector of transistor Q₁, which can generate a voltage at V_{R2} sufficient to turn on transistor Q₂. In addition, resistor R₃ can control, at

least in part, the current flow through transistor Q_1 and can stabilize the operation of the transistor Q_1 with temperature.

Resistor R_4 can protect transistor Q_2 by limiting the amount of current in the base of transistor Q_2 . Also, resistor R_5 can set the amount of current in the collector of transistor Q_2 when transistor Q_2 is on. Finally, resistor R_6 , similar to resistor R_3 , can control, at least in part, the current flow through transistor Q_2 and can stabilize the operation of transistor Q_2 with temperature.

In one arrangement, exemplary values for the low voltage logic input V_{in} signals can be as follows: (1) V_{in} low can be approximately 0 volts to approximately 0.5 volts; and (2) V_{in} high can be any voltage greater than approximately 0.7 volts to approximately 1 volt for silicon bipolar transistors. Nevertheless, other bipolar transistor technologies having different base-emitter forward voltages may be employed in the invention in which these alternative voltage drops can be used in place of the values listed above for the low voltage logic input V_{in} signals. The values for the high voltage logic output V_{out} signals can be as follows: (1) V_{out} low can be approximately equal to ground voltage or ground; and (2) V_{out} high can be approximately equal to the supply voltage V_{sup} minus the drop in voltage across transistor Q_2 and resistor R_6 , which can be roughly within 0.3 volts of V_{sup} , or the voltage at which transistor Q_2 is saturated if resistor R_6 is set to a very low value.

As those of ordinary skill in the art will appreciate, the value of the resistance provided by resistor R_6 and resistor R_4 can set the maximum of the high voltage logic output V_{out} signal to a lower value, if so desired. Additionally, the translation circuit 500 is not limited to the values listed above, as they are merely examples and other suitable

high and low values for transistor operation can be used. In one embodiment, the supply voltage associated with the emitter of transistor Q_1 , or V_{EE1} , can be equal to ground, and the supply voltage associated with the collector of transistor Q_2 , or V_{EE2} , can be equal to ground as well. As will be explained below, the value for the low voltage logic input V_{in} signal can be adjusted by modifying the value of V_{EE1} .

In operation, the translation circuit 500 can receive its supply voltage V_{sup} from the DC to DC converter 102 (see FIG. 4), and as an example, the low voltage logic input V_{in} signal can be applied low, such as near ground. As a result, transistor Q_1 turns off, and the voltage across resistor R_4 can increase to the supply voltage V_{sup} . This increase in voltage is translated to the base of transistor Q_2 , which turns it off. Thus, the current through the collector of transistor Q_2 can be roughly 0 amps, which causes the current through resistor R_5 to be about 0 amps, and the high voltage logic output V_{out} can be approximately equal to ground.

In contrast, when the low voltage logic input V_{in} signal is high (such as approximately equal to 0.8 volts), transistor Q_1 will turn on thereby allowing current to flow through resistor R_2 . At node V_{R2} , the voltage can drop, which causes the base-emitter voltage of transistor Q_2 to drop thereby turning on transistor Q_2 . When transistor Q_2 is on, current can flow through the collector of transistor Q_2 and through resistor R_5 . This current flow can cause the high voltage logic output V_{out} signal to increase to a value close to the supply voltage V_{sup} (as noted earlier, this value can be the supply voltage V_{sup} minus roughly 0.3 volts). As a result, the high voltage logic output V_{out} signal can swing from roughly ground to a value close to the supply voltage V_{sup} .

For a reduced input operation, V_{EE1} can be reduced below ground, which will decrease the input voltage needed to turn on transistor Q_1 . For example, if the voltage typically required to turn on transistor Q_1 is roughly 0.8 volts (with V_{EE1} approximately equal to ground) and the value of V_{EE1} is reduced below ground, the new value for the low voltage logic input V_{in} signal needed to turn on transistor Q_1 can be approximately 0.8 volts minus the magnitude, or absolute value, of the voltage of V_{EE1} .

Likewise, the translation circuit 500 can be operated under an increased input operation in which V_{EE1} can be raised above ground. This increase in V_{EE1} can cause the low voltage logic input V_{in} required to turn on transistor Q_1 to be approximately 0.8 volts plus the magnitude of the voltage of V_{EE1} (assuming the voltage typically required to turn on transistor Q_1 is 0.8 volts).

Referring to FIG. 6, another example of the processing circuit 104 of FIG's. 1 and 2 is illustrated. In this example, the processing circuit can be a CMOS voltage translation circuit (CMOS translation circuit) 600 for processing and outputting digital signals. Similar to the processing circuit discussed in relation to FIG. 5, the CMOS translation circuit 600 of FIG. 6 can require a relatively large supply voltage V_{sup} , which can be supplied by the intermediate voltage levels V_{in} produced by the DC to DC converter 102 of FIG. 4. Moreover, the time-varying input signal can be a low voltage logic input V_{in} signal, which the processing circuit 104 can output as a high voltage logic output V_{out} signal.

The CMOS translation circuit 600 can include an NFET (n-channel) transistor M_1 and a PFET (p-channel) transistor M_2 . Resistor R_7 can set the amount of current flow through the drain of transistor M_1 and can set a voltage to enable transistor M_2 to turn

on or off. In addition, resistor R_8 can set the amount of current flow through the drain of transistor M_2 . In one arrangement, the low value of the low voltage logic input V_{in} signal can be approximately equal to ground, and the high value of the low voltage logic input V_{in} signal can be any voltage that is greater than the threshold voltage of transistor M_1 .

5 Further, the low value of the high voltage logic output V_{out} signal can be approximately equal to ground, and the high value of the high voltage logic output V_{out} signal can be close to the supply voltage V_{sup} ; for example, this high value can be roughly equal to the supply voltage V_{sup} minus the saturation voltage of transistor M_2 . In another arrangement, V_{SS1} and V_{SS2} can be approximately equal to ground.

10 In operation, the CMOS translation circuit 600 can receive its supply voltage V_{sup} from the DC to DC converter's 102 intermediate voltage levels V_{int} . If, for example, the low voltage logic input V_{in} signal is low (approximately equal to ground), transistor M_1 turns off, and the voltage at node V_{R1} can increase to about the supply voltage V_{sup} . This increase in voltage at node V_{R1} causes transistor M_2 to turn off, which causes the
15 current flowing through resistor R_2 to be approximately 0 amps. As such, the value of the high voltage logic output V_{out} signal can be around ground.

Conversely, if the low voltage logic input V_{in} signal is raised to a voltage above the threshold voltage for transistor M_1 , then transistor M_1 can turn on. When transistor M_1 is on, drain current can be conducted through resistor R_1 . As a result, the voltage at
20 node V_{R7} can drop below the supply voltage V_{sup} by a drop caused by the drain current flowing through resistor R_7 . This drop can be made large enough to cause transistor M_2 to turn on, which can lead to the conduction of drain current through resistor R_8 . Thus, the high voltage logic output V_{out} signal can increase to a value close to the supply

voltage V_{sup} (such as V_{sup} minus the saturation voltage of transistor M_2). For reduced input operation, V_{SS1} can be reduced below the value for ground, which can lower the voltage required to turn on transistor M_1 . Alternatively, V_{SS1} can be increased above the value for ground to raise the amount of voltage needed to turn on transistor M_1 .

5 It is understood that the invention is not limited to the examples of the processing circuits described in relation to FIG's. 5 and 6, as any other suitable circuit capable of receiving one or more time-varying input voltage signals, processing the signals and outputting the signals, can be used with the invention. Specifically, referring again to FIG's 1 and 2, the processing circuit 104 also can be a circuit capable of processing
10 analog signals or a combination of analog and digital signals. Moreover, as noted, the processing circuit 104 is not limited merely to increasing the voltage of a time-varying input voltage signal, as the processing circuit also can reduce the voltage or reverse the polarity of the input signal. Finally, the processing circuit is not restricted to modifying the voltage of the time-varying input voltage signals, as other parameters of the input
15 signal, such as the frequency thereof, can be altered.

For instance, the processing circuit 104 can include a frequency multiplier for modifying the frequency of an input signal. One example of a frequency multiplier is depicted in FIG. 7. The frequency multiplier can be used to increase or decrease a frequency of a signal. Notably, the processing circuit can be provided with
20 programmability to control the operation of the frequency multiplier.

As shown, a frequency multiplier 700 can include a phase detector 710, a loop filter 712, a voltage-controlled oscillator (VCO) 714 and a divide-by-N counter 718. The phase detector 710, the loop filter 712 and the VCO 714 can be considered part of a

phase-locked loop (PLL) circuit 716. Similar to the translation circuits of FIG's. 5 and 6, the intermediate voltage levels V_{int} generated by the DC to DC converter 102 (see FIG. 4) can provide the supply voltage V_{sup} to the PLL circuit 716 and the divide-by-N counter 718.

5 Although the operation of PLL circuits is well known, a brief description will nonetheless be given. The phase detector 710 can generate a voltage that is proportional to the phase difference between the input frequency F_{in} and the output of the divide-by-N counter 718. As an example, the input frequency F_{in} can be an analog frequency signal such as a radio frequency (RF) signal. For purposes of the invention,
10 an RF signal can be any electromagnetic wave propagated through a suitable medium. The output of the phase detector 710 can be fed to the loop filter 712, which can determine the dynamic characteristics of the PLL circuit 716. The filtered signal exiting the loop filter 712 can control the VCO 714, and the output frequency F_{out} can be at a frequency that is "N" times (from the divide-by-N counter 718) the input frequency F_{in} . A
15 control signal can be fed to the divide-by-N counter 718 to control the level of frequency multiplication, or the value of F_{out} . Those of ordinary skill in the art, however, will appreciate that the invention is not so limited and other suitable circuits can be used to modify the frequency of an input signal and generate an output signal.

 In another embodiment, the output signals produced by the processing circuit
20 104 of FIG's 1 and 2 can be programmable. Referring to FIG. 8, an example of such a process is illustrated. To explain this concept, the processing circuit can incorporate the translation circuit 500 configuration of FIG. 5. In one arrangement, a plurality of these translation circuits 500, represented by the boxes having dashed outlines, can produce

any number of output voltages V_{opc} . Although the translation circuit was described as outputting logic signals, the output voltages here, in view of the invention's capability of processing all types of signals, will be generically referred to as output voltages. A similar principle applies to the input voltages, which can be referred to as V_{in} .

5 The output voltages V_{opc} can be analog or digital outputs of various voltage levels. The output voltages V_{opc} can be fed to a multiplexer 800. The multiplexer 800 can receive any suitable number of control signals for controlling the output of the multiplexer 800. Because the output voltages V_{opc} can comprise many different voltage levels, these control signals can provide programmability which can be used to program
10 the multiplexer 800 for generating a multiplexer output voltage V_{om} .

 It is to be understood that while the invention has been described in conjunction with the preferred specific embodiments thereof, that the foregoing description as well as the examples which follow are intended to illustrate and not limit the scope of the invention. Other aspects, advantages and modifications within the scope of the
15 invention will be apparent to those skilled in the art to which the invention pertains.